Electronically Tunable Floating Capacitance Multiplier Using FB-VDBAs

Orapin Channumsin and Worapong Tangsrirat, Member, IAENG

Abstract—This paper presents a resistorless realization of the floating capacitance multiplier circuit based on using fullbalanced voltage differencing buffered amplifiers (FB-VDBAs) as active components. The proposed floating capacitor is composed of only two FB-VDBAs and a single grounded capacitor, without requiring an additional passive resistor. The resulting equivalent capacitance value is electronically tunable through the transconductances of the FB-VDBAs. An application of the proposed tunable floating capacitor in realizing the second-order active bandpass filter is also demonstrated. PSPICE simulation results have been included to confirm the theoretical prediction.

Index Terms— Full-Balanced Voltage Differencing Buffered Amplifier (FB-VDBA), floating capacitance multiplier, immittance simulator, tunable circuits and devices,

I. INTRODUCTION

In the design of integrated circuit technologies, it is still a Limiting impractical to fabricate large-valued physical capacitors because of occupied chip area. Therefore, the design of a floating capacitance multiplier circuit is advantageous from very large-scale integration (VLSI) implementation point of view. This is due to the wellknown fact that the capacitance simulator circuit helps to obtain higher equivalent integrated capacitors, and escape from the use of a large silicon chip area [1]. Consequently, several capacitance multiplier implementations using various modern active elements are available in the open technical literature [2]-[14]. However, they need either two of more active devices or more than one passive element for their realizations [2]-[13], and also use some floating passive components [3]-[7], [14]. Moreover, they employ any external passive resistors [3]-[11], [14]. It should be noted that the circuit using a minimum number of active and passive elements is important from the point of view of VLSI implementation, power consumption, cost and area on Recently, the new active element called full the chip. balanced voltage differencing buffered amplifier (FB-

Manuscript received May 3, 2016; revised June 27, 2016.

This work was supported by Faculty of Engineering, Department of Electronic and Telecommunication Engineering, Rajamangala University of Technology Isan (RMUTI), Khon-kaen Campus.

O. Channumsin is with the Faculty of Engineering, Rajamangala University of Technology Isan (RMUTI), Khon-kaen Campus, Srichan road, Muang, Khon kaen 40000, Thailand (e-mail: orapin.ch@rmuti.ac.th).

Worapong Tangsrirat is with the Faculty of Engineering, King Mongkut's Institute of Technology Ladkrabang (KMITL), Chalongkrung road, Ladkrabang, Bangkok 10520, Thailand (phone: +662-326-4205; fax: +662-326-4205; e-mail: worapong.ta@kmitl.ac.th).

VDBA) was introduced [15]. Many interesting applications of FB-VDBA, especially in analog signal processing and signal generation areas, were also introduced in [16]-[19], to demonstrate the usefulness and easy implementation in fully-balanced structures.

This paper presents an alternative configuration for realizing the floating capacitance multiplier topology. The proposed capacitor is generated with only two FB-VDBAs and one grounded capacitor, accordingly, it is a canonical structure and quite suitable for integrated circuit design. The equivalent capacitance value (C_{eq}) of the synthetic floating capacitor can be adjusted electronically through the adjustment of the FB-VDBA transconductance parameters. As an illustrative example, the usability of the realized floating capacitance simulator has been demonstrated on the design of an active second-order *RLC* bandpass filter. Computer simulation results are performed to verify the workability of the designed simulator circuit and its application.

II. BASIC CONCEPT OF THE FB-VDBA

The circuit representation and schematic symbol of the FB-VDBA are shown in Fig.1. As shown, the device has a pair of high-impedance differential voltage inputs (p and n), and a pair of high-impedance current outputs (z+ and z-) and low-impedance outputs of voltage buffers (w+ and w-). The terminal relations of the FB-VDBA in Fig.1 can be characterized by the following matrix equation [15]-[16]:

$$\begin{bmatrix} i_{z+} \\ i_{z-} \\ v_{w+} \\ v_{w-} \end{bmatrix} = \begin{bmatrix} g_m & -g_m & 0 & 0 \\ -g_m & g_m & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} v_p \\ v_n \\ v_{z+} \\ v_{z-} \end{bmatrix}$$
(1)

where the parameter g_m implies the transconductance gain of the FB-VDBA. In general, it is possible to control the g_m -value electronically through the external supplied current or voltage.



(a) circuit diagram (b) schematic symbol.

III. PROPOSED FLOATING CAPACITANCE MULTIPLIER

The proposed floating capacitance multiplier circuit using FB-VDBAs as active elements is shown in Fig.2. The proposed capacitance simulator is constructed by two FB-VDBAs and one grounded capacitor without needing external passive resistors. The resulting structure is therefore canonical and preferable to further monolithic implementation point of view. Routine circuit calculation of the circuit in Fig.2 yields the following input impedance :

$$Z_{in} = \frac{v_1 - v_2}{i_1} = \frac{1}{s\left(\frac{C_1 g_{m2}}{g_{m1}}\right)} = \frac{1}{sC_{eq}}$$
(2)

where g_{mi} denotes the transconductance value of *i*-th FB-VDBA (*i* = 1, 2). The above relation clearly indicates that the proposed simulator circuit simulates a tunable floating capacitor with an equivalent capacitance (C_{eq}) :

$$C_{eq} = \frac{C_1 g_{m2}}{g_{m1}}$$
(3)

It is important to note from (3) that the C_{eq} -value obtained from the realized circuit is adjustable electronically by controlling the ratio of g_{m2}/g_{m1} .



Fig. 2. Proposed electronically tunable floating capacitance multiplier circuit using FB-VDBAs.

IV. SIMULATION RESULTS AND DISCUSSIONS

The performance verification of the proposed capacitance multiplier circuit in Fig.2 has been demonstrated through the PSPICE program simulation. For this purpose, the BiCMOS FB-VDBA structure given in Fig.3 was simulated with standard 0.35- μ m BiCMOS process parameters [20]. The aspect ratios (W/L in μ m/ μ m) of the transistors were provided as : 14/0.7 and 56/0.7 for M₁-M₂ and M₃-M₁₀, respectively. The circuit was simulated with DC power supply voltages equal to +V = -V = 1 V and bias current *I_A* = 25 μ A.

From the schematic diagram of Fig.3, the input stage of the FB-VDBA mainly consists of input transistors (M_1 - M_2 and Q_1 - Q_4) and current mirror transistors (Q_5 - Q_7 , Q_8 - Q_{10} , Q_{11} - Q_{12} and Q_{13} - Q_{14}), whereas the output stage is performed by transistors M_3 - M_6 and M_7 - M_{10} for providing the terminals w+ and w-, respectively. Consequently, the effective small-signal effective transconductance gain (g_m) of the FB-VDBA derived from the input stage can be derived in a fashion similar to that for the all bipolar version [21], giving :

$$g_m = \frac{I_B}{V_T} \tag{4}$$

where $V_T \cong 26 \text{ mV}$ at 27°C is the thermal voltage. It may be easily visualized that the g_m -value is tunable linearly and electronically by an external DC bias current I_B .



Fig. 3. BiCMOS realization of the FB-VDBA used in simulations.



Fig. 4. Simulated transient waveforms for v_{in} and i_1 of the proposed synthetic floating capacitor in Fig.2.



Fig. 5. Simulated frequency characteristics for Z_{in} of the proposed synthetic floating capacitor in Fig.2. (a) magnitude characteristic (b) phase characteristic.

Fig.4 shows the simulated time-domain responses for the differential input voltage v_{in} , i.e. $v_{in} = v_1 - v_2$, and the input current i_1 of the proposed floating capacitance simulator in Fig.2 with the following active and passive components : $C_1 = 0.1$ nF and $g_{m1} = g_{m2} \cong 1.92$ mA/V ($I_{B1} = I_{B2} \cong 50 \mu$ A), resulting in $C_{eq} = 0.1$ nF. The resulting waveforms clearly indicate that the current i_1 leads the voltage v_{in} by 89°. The simulated frequency characteristics of the input impedance Z_{in} of the proposed capacitor along with the theoretical responses are also plotted in Fig.5. It can be seen that a good correspondences between the values can be observed for the operating frequency range roughly 1 kHz-100 kHz, i.e., error within 5%.

In order to demonstrate the electronic tuning of the C_{eq} -value, the simulations are performed with three different values of g_{m1} , i.e. $g_{m1} \cong 3.84 \text{ mA/V}$, 1.92 mA/V, 1.28 mA/V, $(I_{B1} \cong 100 \ \mu\text{A}, 50 \ \mu\text{A}$ and 33 μA). This adjustment results in $C_{eq} = 0.05 \text{ nF}$, 0.1 nF and 0.15 nF, respectively. Fig.6 shows the magnitudes of the proposed synthetic floating capacitor in Fig.2 for various values of g_{m1} and an ideal capacitor against frequency. From Fig.6, it can be observed that the values of C_{eq} can be changed electronically through adjusting g_{m1} , as expected.



Fig. 6. Magnitude-frequency characteristics for Z_{in} of Fig.2 with various values of g_{m1} .

(Advance online publication: 27 August 2016)

V. APPLICATION EXAMPLE

To illustrate an application of the proposed simulator circuit, the second-order RLC bandpass filter as shown in Fig. 7 is realized and simulated. The voltage transfer function is given by :

$$\frac{V_o(s)}{V_{in}(s)} = \frac{sRC_{eq}}{s^2 LC_{eq} + sRC_{eq} + 1}$$
(5)

and its natural angular frequency is obtained as :

$$f_o = \frac{\omega_o}{2\pi} = \frac{1}{2\pi\sqrt{LC_{eq}}} \tag{6}$$

As an example, the filter of Fig.7 was realized with $R = 1.6 \text{ k}\Omega$ and L = 6.8 mH. For this purpose, the C_{eq} was realized by using the proposed floating capacitance multiplier in Fig.2 with $C_1 = 0.1 \text{ nF}$ and $g_{m1} = g_{m2} \cong 1.92 \text{ mA/V}$, thus an equivalent capacitance of $C_{eq} \cong 0.1 \text{ nF}$ is obtained which results in $f_o = 193 \text{ kHz}$. The frequency responses of the bandpass filter in Fig. 7 are shown in Fig.8. It appears, thus, that the simulated and ideal values are in good agreement.



Fig. 7. Second-order RLC bandpass filter realized with the proposed synthetic floating capacitor in Fig.2.



Fig. 8. Theoretical and simulated frequency responses of the bandpass filter in Fig.7.

In addition, to further demonstrate the electronic controllability of the proposed floating capacitor, the value of C_{eq} in Fig.7 has been respectively varied to 0.05 nF, 0.1 nF and 0.15 nF, by tuning $g_{m1} \cong 3.84$ mA/V, 1.92 mA/V, 1.28 mA/V, while keeping g_{m2} constant at 1.92 mA/V. This tuning leads to obtain $f_o \cong 270$ kHz, 193 kHz and 156 kHz, respectively. Simulation results of the bandpass filter responses with three different values of C_{eq} are given

together with the responses from the ideal circuit in Fig.9. For this filter, there is small deviation between ideal and simulated responses in the low-frequency region of the frequency response.



Fig. 9. Theoretical and simulated gain responses of the bandpass filter in Fig.7 with electronic tuning of the C_{eq} -value.

VI. CONCLUSION

In this paper, a circuit configuration for actively simulation of the floating capacitance multiplier is proposed. The proposed simulator employs only two FB-VDBAs and one grounded capacitor, which results in simple and resistorless topology as well as attractive for further integration. Its equivalent capacitance values can be adjusted electronically through the transconductance parameters of the FB-VDBAs. An application example of the proposed circuit is demonstrated on the second-order *RLC* bandpass filter. The performances of the proposed circuit along with its application are also discussed and verified by PSPICE simulations using standard 0.35- μ m BiCMOS technology.

REFERENCES

- G. S. Moschytz, "Linear Integrated Networks", Van Nostrand, New York, 1974.
- [2] M. T. Abuelma'atti, N. A. Tasadduq, "Electronically tunable capacitance multiplier and frequency-dependent negative-resistance simulator using the current-controlled current conveyor", *Microelectron. J.*, vol.30, 1999, pp.869-873.
- [3] P. V. A. Mohan, "Grounded capacitor based grounded and floating inductance simulation using current conveyors", *Electron. Lett.*, vol.34, 1998, pp.1037-1038.
- [4] P. V. A. Mohan, "Floating capacitance simulation using current conveyors" J. Circuits Syst. Comput., vol.14, 2005, pp.123-128.
- [5] S. Minaei, E. Yuce and O. Cicekoglu, "A versatile active circuit for realising floating inductance, capacitance, FDNR and admittance converter", *Analog Integr. Circuits Signal Process.*, vol.47, 2006, pp.199–202.
- [6] A. Lahiri, M. Gupta, "Realization of grounded negative capacitance using CFOAs", *Circuits Syst. Signal Process.*, vol.30, 2011, pp.143-155.
- [7] E. Yuce, "On the implementation of the floating simulators employing a single active device", *Int. J. Electron. Commun. (AEU)*, vol.61, 2007, pp.453-458.
- [8] E. Yuce, S. Minaei, O. Cicekoglu, "Reisistorless floating immittance function simulators employing current controlled conveyors and a grounded capacitor", *Electrical Eng.*, vol.88, 2006, pp.519-525.
- [9] M. Sagbas, U. E. Ayten, H. Sedef, M. Koksal, "Floating immittance function simulator and its applications", *Circuits Syst. Signal Process.*, vol.28, 2009, pp.55-63.
- [10] E. Yuce, "A novel floating simulation topology composed of only grounded passive components", *Int. J. Electron.*, vol.97, 2010, pp.249-262.

- [11] U. E. Ayten, M. Sagbas, N. Herencsar, J. Koton, "Novel floating general element simulators using CBTA", *Radioengineering*, vol.21, 2012, pp.11-19.
- [12] Y. A. Li, "A series of new circuits based on CFTAs", Int. J. Electron. Commun. (AEU), vol.66, 2012, pp.587-592.
- [13] A. Kartci, U. E. Ayten, N. Herencsar, R. Sotner, J. Jerabek and K. Vrba, "Application possibilities of VDCC in general floating element simulator circuit", *Proc. 2015 European Conf. Circuit Theory and Design (ECCTD 2015)*, Trondheim, 2015, pp.1-4.
- [14] S. Unhavanich, O. Onjan and W. Tangsrirat, "Tunable capacitance multiplier with a single voltage differencing buffered amplifier", *Lecture Notes in Engineering and Computer Science: Proceedings of The International MultiConference of Engineers and Computer Scientists 2016*, IMECS 2016, 16-18 March, 2016, Hong Kong, pp. 568-571.
- [15] D. Biolek, R. Senani, V. Biolkova, Z. Kolka, "Active elements for analog signal processing: classification, review, and new proposals", *Radioengineering*, vol. 17 no. 4, 2008, pp.15-32.
- [16] V. Biołkova, Z. Kolka, D. Biolek, "Fully balanced voltage differencing buffered amplifier and its applications", *Proc. 52nd MWSCAS*, Aug.2-5, Cancun, Mexico, 2009, pp.45-48.
- [17] D. Biolek, V. Biolkova, Z. Kolka, "All-pass filter employing fully balanced voltage differencing buffered amplifier", *Proc. IEEE Latin American Sym. Circuits and Systems (LASCAS-2010)*, Iguacu, Brasil, 2010, pp.232-235.
- [18] J. Bajer, D. Biolek, V. Biolkova, Z. Kolka, "Voltage-mode balancedoutputs quadrature oscillator using FB-VDBAs", *Proc.* 22nd Int. Conf. *Microelectron. (ICM 2010)*, Cairo, Egypt, 2010, pp.491-494.
- [19] J. Pimpol, O. Channumsin and W. Tangsrirat, "Floating capacitance multiplier circuit using full-balanced voltage differencing buffered amplifiers (FB-VDBAs)", *Lecture Notes in Engineering and Computer Science: Proceedings of The International MultiConference of Engineers and Computer Scientists 2016*, IMECS 2016, 16-18 March, 2016, Hong Kong, pp. 564-567.
- [20] W. Tangsrirat, "Simple BiCMOS realization of full balanced voltage differencing buffered amplifier", *Revue Roumaine Des Sciences Techniques*, vol.60, no.4, 2015, pp.409-415.
- [21] W. Tangsrirat, "Single-input three-output electronically tunable universal current-mode filter using current follower transconductance amplifiers", *Int. J. Electron. Commun. (AEU)*, vol.65, no.10, 2011, pp.783-787.