Extended Investigation on Asynchronous Sequential Symbol Synchronizers based on Pulse Comparison by Positive Transitions at Quarter Bit Rate

Antonio D. Reis, Jose F. Rocha, Atilio S. Gameiro and Jose P. Carvalho

Abstract— **This work studies the asynchronous sequential symbol synchronizers based on pulse comparison by positive transitions at quarter bit rate. Their performance will be compared with the standard reference asynchronous symbol synchronizers based on pulse comparison by both transitions at bit rate. For the reference and proposed variants, we consider two versions which are the manual (m) and the automatic (a).**

In systems with no linear distortion, the sysnchronizers of positive transitions can be preferable to the both transitions.

The objective is to study the four synchronizers and evaluate their output jitter UIRMS (Unit Interval Root Mean Square) versus input SNR (Signal Noise Ratio).

Index Terms— **Synchronism, Digital Communications**

I. INTRODUCTION

This work studies the asynchronous sequential symbol synchronizer based on pulse comparison operating by positive transitions at quarter bit rate (ap/4). Their jitter is compared with the reference asynchronous synchronizers operating by both transitions at bit rate (ab) [1, 2].

For both, reference and proposed variant, we consider the versions manual (m) and automatic (a) [3, 4, 5, 6, 7].

The difference between the reference and proposed synchronizer is in the symbol phase comparator since the other blocks are similar. The phase comparator compares the input variable pulse duration Pv with the intern reference fixed pulse duration Pf and the error pulse Pe synchronizes the VCO (Voltage Controlled Oscillator) [8, 9, 10, 11].

The synchronizer regenerates the data, recovering a clock (VCO) that samples and retimes the data [12, 13, 14, 15].

Fig.1 shows the blocks of the general symbol synchronizer.



Fig.1 Synchronizer based on pulse comparison

Manuscript received December 23, 2016; Supports from UBI and FCT.

A. D. Reis is with the University of Beira Interior Covilha and Remote Detection Unit, Portugal (e-mail: adreis@ ubi.pt).

J. F. Rocha is with the University of Aveiro and Institute of Telecommunications, Portugal (e-mail: frocha@ ua.pt).

A. S. Gameiro is with the University of Aveiro and Institute of Telecommunications, Portugal (e-mail: amg@ ua.pt).

J. P. Carvalho is with the University of Beira Interior Covilha and Remote Detection Unit, Portugal (e-mail: pacheco@ ubi.pt).

Kf is the phase comparator gain, F(s) is the loop filter, Ko is the VCO gain and Ka is the loop amplification factor that controls the root locus and then the loop characteristics.

In priori and actual-art state was developed various synchronizers, now is necessary to know their performance.

The motivation of this work is to create new synchronizers and to evaluate their performance with noise. This contribution increases the knowledge about synchronizers.

Following, we present the reference variant, asynchronous sequential symbol synchronizers based on pulse comparison by both transitions at bit rate, with versions manual (ab-m) and automatic (ab-a). Next, we present the proposed variant, asynchronous sequential symbol synchronizer based on pulse comparison by positive transitions at quarter bit rate, with versions manual (ap-m/4) and automatic (ap-a/4).

After, we present the design and tests. Then, we present the results. Finally, we present the conclusions.

II. REFERENCE BY BOTH AT BIT RATE

The standard reference, asynchronous sequential symbol synchronizers based on pulse comparison operating by both transitions at bit rate has two versions which are the manual (ab-m) and the automatic (ab-a) [1, 2]. The versions difference is in the phase comparator, the variable pulse Pv is common but the fixed Pf is different. Their jitter-SNR curves are the general quality reference.

A. Reference by both at rate manual (ab-m)

The block Pv, shown below, produces a variable pulse Pv between the input bits and VCO. The manual adjustment delay with Exor produces a manual fixed pulse Pf (Fig.2).



Fig.2 Asynchronous by both at rate and manual (ab-m)

The comparison between the pulses Pv and Pf provides the error pulse Pe that forces the VCO to synchronize the input. The block Pv is an asynchronous circuit (Fig.3).



Fig.3 Intern aspect of the block Pv

Fig.4 shows the waveforms of the reference manual (equal to the corresponding synchronous version) [3].



Fig.4 Waveforms of the asynchronous by both at rate manual

The error pulse Pe diminishes during the synchronization time and disappear at the equilibrium point.

- Project:

To project the previous circuit, we observe the precedent waveforms, then we obtain the primitive table. After, by a routine process, involving the map of implications, diagrams of compatibility and incompatibility, table reduced of flows, graph of adjacency, table of transitions and outputs, maps of karnaugh, logical expressions, we obtain the circuit (Fig.5)



ES / Z	0 0	1 0	1 1	0 1	CK D
1	①/0	2	—	3	
2	1	②/0	4	—	
3	—(a)	—	5	③/1	6
4	—	—(a)	④/1	3	7
5	—	7	⑤/0	8	
6	⑥/1	2	—	—(b)	3
7	6	⑦/1	—(b)	—	4
8	6	—	5	⑧/0	
EP					(b)

Fig.5 Primitive table

The other steps of the routine process are dispensed.

B. Reference by both at rate automatic (ab-a)

The block Pv, common with anterior, produces the variable pulse Pv between input and VCO. The block Pf, shown below, produces the comparison fixed pulse Pf (Fig.6).



Fig.6 Asynchronous by both at rate and automatic (ab-a)

The comparison between the pulses Pv and Pf provides the error pulse Pe that forces the VCO to follow the input. The block Pf is an asynchronous circuit (Fig.7).



Fig.7 Intern aspect of the block Pf

Fig.8 shows the waveforms of the reference automatic (equal to the corresponding synchronous version) [3].



Fig.8 Waveforms of the asynchronous by both at rate automatic

The error pulse Pe don't disappear, but the variable area Pv is equal to the fixed Pf at the equilibrium point.

- Project:

To project the previous asynchronous circuit, we observe the precedent waveforms obtaining the primitive table. After, by the routine process, we get the circuit (Fig.9)



ES / Z	0 0	1 0	1 1	0 1	CK D
1	①/0	2	—	4	
2	1	②/0	3	—	
3	—	—/2	③/0	4	
4	—/1 (a)	—	5	④/0	
5	—	8	⑤/1	6	
6	9	—	7	⑥/0	
7	—	12	⑦/0	6	
8	9	⑧/1	—/3	—	
9	⑨/0	10	—	—/4	
10	1	⑩/1	11	—	
11	—	—/10	⑪/1	4	
12	9	⑫/0	—/7	—	

(b) **EP**

Fig.9 Primitive table

The other steps of the routine process are dispensed.

III. PROPOSAL BY POSITIVE AT QUARTER BIT RATE

The new proposal, asynchronous sequential symbol synchronizers based on pulse comparison operating by positive transitions at quarter bit rate has also two versions namely the manual (ap-m/4) and the automatic (ap-a/4) [3]. The versions difference is in the phase comparator, the variable pulse Pv is common but the fixed Pf is different [4]. Their jitter-SNR curves will be compared with the previous.

A. Proposal by positive at quarter manual (ap-m/4)

The block Pv produces the variable pulse Pv between input transitions and VCO. The manual adjustment delay T/2 with NOT- AND produces a fixed pulse Pfp (Fig.10).



Fig.10 Asynchronous by positive at quarter and manual (ap-m/4)

The comparison between pulses Pvp and Pfp provides the error pulse Pe that forces the VCO to synchronize the input. The block Pvp is an asynchronous circuit (Fig.11).



Fig.11 Intern aspect of the block Pv

Fig.12 shows the waveforms of the proposed manual (equal to the corresponding synchronous version) [3].



Fig.12 Waveforms of the asynchronous positive at quarter manual

The error pulse Pe diminishes during the synchronization time and disappear at the equilibrium point.

- Project:

To project the previous asynchronous circuit, we observe the precedent waveforms obtaining the primitive table. After, by the routine process, we get the circuit (Fig.13)



ES / Z	0 0 0	1 0 0	1 1 0	0 1 0	0 1 1	1 1 1	1 0 1	0 0 1	D CF CQ
1	①/0	2	—	4	—	—	—	7	
2	1	②/0	3	—	—	—	12	—	
3	—	6	③/0	4	—	9	—	—	
4	1	—	5	④/0	10	—	—	—	
5	—	6	⑤/1	4	—	9	—	—	
6	1	⑥/0	3	—	—	—	12	—	
7	1	—	—	—	10	—	8	⑦/0	
8	—	6	—	—	—	9	⑧/1	7	
9	—	—	3	—	10	⑨/0	12	—	
10	—	—	—	4	⑩/0	11	—	7	
11	—	—	3	—	10	⑪/1	12	—	
12	—	6	—	—	—	9	⑫/0	7	
EP	P. Left					P. Right		—	(b)

Fig.13 Primitive table

The other steps of the routine process are dispensed..

B. Proposal by positive at quarter automatic (ap-a/4)

The block Pv, common, produces the variable pulse Pvp between input and VCO. The block Pf, shown below, produces the comparison fixed pulse Pfp (Fig.14).



Fig.14 Asynchronous by positive at quarter and automatic (ap-a/4)

The comparison between the pulses Pvp and Pfp provides the error pulse Pe that forces the VCO to follow the input. The block Pfp is an asynchronous circuit (Fig.15).



Fig.15 Intern aspect of the block Pfp

Fig.16 shows the waveforms of the proposed automatic (equal to the corresponding synchronous version) [3].



Fig.16 Waveforms of the asynchronous positive at quarter automat.

The error pulse Pe don't disappear, but the variable area Pvp is equal to the fixed Pfp at the equilibrium point.

- *Project:*

To project the previous asynchronous circuit, we observe the precedent waveforms obtaining the primitive table. After, by the routine process, we get the circuit (Fig.17)



ES / Z	0 0 0	1 0 0	1 1 0	0 1 0	0 1 1	1 1 1	1 0 1	0 0 1	D CF CQ
1	①/0	2	—	4	—	—	—	11	
2	1	②/0	3	—	—	—	17	—	
3	—	5	③/1	9	—	18	—	—	
4	1	—	6	④/0	14	—	—	—	
5	1	⑤/0	8	—	—	—	15	—	
6	—	7	⑥/0	4	—	13	—	—	
7	10	⑦/1	8	—	—	—	15	—	
8	—	5	⑧/0	4	—	18	—	—	
9	1	—	3	⑨/1	14	—	—	—	
10	⑩/1	7	—	4	—	—	—	11	
11	1	—	—	—	14	—	12	⑪/0	
12	—	7	—	—	—	13	⑫/0	11	
13	—	—	8	—	19	⑬/1	15	—	
14	—	—	—	4	⑭/0	16	—	11	
15	—	5	—	—	—	18	⑮/0	11	
16	—	—	3	—	14	⑯/0	17	—	
17	—	5	—	—	—	18	⑰/1	20	
18	—	—	8	—	14	⑱/0	15	—	
19	—	—	—	4	⑲/1	13	—	11	
20	1	—	—	—	14	—	17	⑳/1	
EP	P. Left					P. Right			(b)

tx/2

Fig.17 Primitive table

The other steps of the routine process are dispensed.

IV. DESIGN, TESTS AND RESULTS

We present the design, tests and results of the various synchronizers [5].

A. Design

We design all the synchronizers with the same loop gain conditions to have guaranteed results. The loop gain is Kl = Ka.Kf.Ko, where Kf and Ko are fixed. The Ka is the variable parameter that controls the loop characteristics.

To facilitate the analysis, we use normalized values for the bit rate tx= 1baud, clock frequency fCK=1Hz, extern noise bandwidth Bn=5Hz and loop noise bandwidth Bl=0.02Hz.

We apply a power signal Ps= A^2_{ef} with power noise Pn= No.Bn= $2\sigma n^2.\Delta\tau.Bn$, where σn is the noise standard deviation and $\Delta\tau = 1/fSamp$ is the sampling period.

Then, the relation between SNR and noise variance σn^2 is SNR= Ps/Pn= A^2_{ef}/(No.Bn)= $0.5^2/(2\sigma n^2*10^{-3}*5)$= $25/\sigma n^2$ (1)

Now, for each synchronizer, we must measure the output jitter UIRMS versus the input SNR

- 1st order loop:

The used cutoff loop filter F(s)= 0.5Hz, which is 25 times greater than Bl= 0.02Hz, eliminates the high frequency but maintains the loop characteristics. The transfer function is

$$H(s)=\frac{G(s)}{1+G(s)}=\frac{KdKoF(s)}{s+KdKoF(s)}=\frac{KdKo}{s+KdKo} \quad (2)$$

the loop noise bandwidth is

$$Bl=\frac{KdKo}{4}=Ka\frac{KfKo}{4}=0.02Hz \quad (3)$$

So, with (K_m=1, A=1/2, B=1/2 for analog, B=0.45 for hybrid, Kf=1/π for combinational, Kf=1/2π for sequential, Ko=2π and Bl=0.02), we obtain respectively the Ka, for analog, hybrid, combinational and sequential synchronizers, then

$Bl=(Ka.Kf.Ko)/4 = (Ka.Km.A.B.Ko)/4 \rightarrow Ka=0.08*2/\pi$ (4)

$Bl=(Ka.Kf.Ko)/4 = (Ka.Km.A.B.Ko)/4 \rightarrow Ka=0.08*2.2/\pi$ (5)

$Bl=(Ka.Kf.Ko)/4 = (Ka*1/\pi*2\pi)/4 \rightarrow Ka=0.04$ (6)

$Bl=(Ka.Kf.Ko)/4 = (Ka*1/2\pi*2\pi)/4 \rightarrow Ka=0.08$ (7)

For the analog PLL, the jitter is

$\sigma_\phi^2=Bl.No/Aef^2=0.02*10^{-3}*2\sigma n^2/0.5^2=16*10^{-5}.\sigma n^2$ (8)

For the others PLLs, the jitter formula is more complicated.

- 2nd order loop:

It is not used here, but provides similar results.

B. Tests

We used the following setup to test synchronizers (Fig.18)



Fig.18 Block diagram of the test setup

The receiver recovered clock (with jitter) is compared with the emitter original clock (no jitter), the difference is the jitter.

C. Jitter measurer (METTER)

The jitter measurer consists of a RS flip flop, an integrator and a sampler and hold (Fig.19).



Fig.19 The jitter measurer

The flip flop detects the phase variation (jitter), the other blocks (integrator, sample/ hold) convert this phase variation into amplitude variation, which is the jitter histogram.

The jitter histogram is then sampled and processed by an appropriated program giving the jitter standard deviation in unit intervals root mean squared UIRMS.

D. Results

We present the results in terms of output jitter UIRMS versus input SNR. Fig.20 shows the jitter - SNR curves of the four synchronizers which are the both rate manual (ab-m), the both rate automatic (ab-a), the positive quarter rate manual (ap-m/4) and the positive quarter rate automatic (ap-a/4).



Fig.20 Jitter-SNR curves of the 4 synchro. (ab-m,ab-a,ap-m/4,ap-a/4)

We observe that, in general, the output jitter UIRMS decreases gradually with the input SNR increasing.

We verify that, for high SNR, the four jitter curves tend to be similar. However, for low SNR, the variant asynchronous both at rate manual (ab-m) and automatic (ab-a) are better than the variant asynchronous positive at quarter rate manual (ap-m/4) and automatic (ap-a/4).

V. CONCLUSION

We studied four synchronizers involving the standard reference variant asynchronous by both transitions at bit rate with versions manual (ab-m) and automatic (ab-a) and the new proposed variant asynchronous by positive transitions at quarter bit rate with versions manual (ap-m/4) and automatic (ap-a/4). Then, we tested and compared the jitter-SNR curves.

We observed that, in general, the output jitter UIRMS curves decrease gradually with the input SNR increasing.

We verified that, for high SNR, the four synchronizers jitter curves tend to be similar, this is comprehensible since all the synchronizers are digital, with equal noise margin. However, for low SNR, the variant asynchronous by both at rate with their versions manual (ab-m) and automatic (ab-a) are better than the variant asynchronous by positive at quarter rate with their versions manual (ap-m/4) and automatic (ap-a/4), this is comprehensible because the variant by both transitions at rate has minus states than the variant by positive transitions at quarter rate and then, the time to pass from the error state to the correct state is lesser in the 1st case.

So, in the new proposal, the operation by positive transitions can be advantageous in no linear systems and the operation at a quarter rate allows the system work internally at low speed and transmit externally at high speed.

In the future, we are planning to extend the present study to other types of synchronizers.

ACKNOWLEDGMENT

The authors are grateful to the program FCT (Foundation for sCience and Technology).

REFERENCES

[1] J. C. Imbeaux, “performance of the delay-line multiplier circuit for clock and carrier synchronization”, *IEEE Jou. on Selected Areas in Communications*, p.82 Jan. 1983.

[2] Werner Rosenkranz, “Phase Locked Loops with limiter phase detectors in the presence of noise”, *IEEE Trans. on Communications com-30 Nº10,* pp.2297-2304. Oct 1982.

[3] H. H. Witte, “A Simple Clock Extraction Circuit Using a Self Sustaining Monostable Multivibrat. Output Signal”, *Electronics Letters, Vol.19, Is.21,* pp.897-898, Oct 1983.

[4] Charles R. Hogge, “A Self Correcting Clock Recovery Circuit”, *IEEE Tran. Electron Devices,* p.2704 Dec 1985.

[5] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho “A New Technique to Measure the Jitter”, *Proc. III Conf. on Telecommunications*, FFoz-PT 23-24 Apr 2001, pp.64-67.

[6] Marvin K. Simon, William C. Lindsey, “Tracking Performance of Symbol Synchronizers for Manchester Coded Data”, *IEEE Transactions on Communications Vol. com-2.5 Nº4*, pp.393-408, April 1977.

[7] J. Carruthers, D. Falconer, H. Sandler, L. Strawczynski, “Bit Synchronization in the Presence of Co-Channel Interference”, *Proc. Conf. on Electrical and Computer Engineering,* Ottawa-CA 3-6 Sep. 1990, pp.4.1.1-4.1.7.

[8] Johannes Huber, W. Liu “Data-Aided Synchronization of Coherent CPM-Receivers”, *IEEE Transactions on Communications Vol.40 Nº1*, pp.178-189, Jan. 1992.

[9] Antonio D’Amico, A. D’Andrea, Reggianni, “Efficient Non-Data-Aided Carrier and Clock Recovery for Satellite DVB at Very Low SNR”, *IEEE Jornal. on Sattelite Areas in Comm. Vol.19 Nº12*, pp.2320-2330, Dec. 2001.

[10] Rostislav Dobkin, Ran Ginosar, Christos P. Sotiriou, “Data Synchronization Issues in GALS SoCs”, *Proc. 10th International Symposium on Asynchronous Circuits and Systems*, Crete-Greece, 19-23 Apr. 2004, pp.CD-Ed..

[11] N. Noels, H. Steendam, M. Moeneclaey, “Effectiveness Study of Code-Aided and Non-Code-Aided ML-Based Feedback Phase Synchronizers”, *Proc. IEEE Int Conf. on Comm. (ICC’06)*, Istambul -TK, 11-15 Jun 2006, pp.2946-2951.

[12] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho, “Carrier Phase Lock Loop and Bit Phase Lock Loop”, *Proc. IX Symposium on Enabling Optical Network and Sensors (SEONs)*, Aveiro-PT, 1-1 July 2011, p.CD-Edited.

[13] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho, “The Maps of Karnaugh and a curious Relation with the Gray Code”, *Proc. Conference on ENTERprise Information Systems- CENTERIS’ /ProjMAN /HCIST, 2014*, Troia-PT, 15-17 October 2014, pp. 248-255.

[14] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho, “Digital Communication Systems by Fiber Optic and Synchronism”, *Proc. 8th UBI International Conference on Engeneering (for Economic Development) - ‘ICEUBI 2015’*, Covilhã-PT, 2-4 December 2015, pp. CT8-11.7.

[15] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho, “Asynchronous Sequential Symbol Synchronizers based on Pulse Comparison by Positive Transitions at Quarter Bit Rate”, *Lecture Notes in Engineering and Computer Science: Proc. World Congress on Engineering 2016, ‘WCE 2016’*, London-UK, 29 June - 1 July 2016, pp.257-261.